It's been a long time since Intel tried to tempt the world with a new Itanium chip. The VLIW 64-bit processor last received a serious update in 2008, with the 2-billion transistor Tukwila. Now Chipzilla is upping the ante -- moving to 32nm process, adding up to four more cores, and tacking on more than one billion additional transistors. Poulson also adds a new feature called Intel Instruction Replay Technology, which adds a buffer for more quickly recovering from errors, allowing the chip to pick up from the last known good instruction instead of having to completely flush the pipeline. Those looking to upgrade will also be happy to hear that the upcoming IA-64 CPU is pin compatible with Tukwila, so customers can simply drop the new processor in to existing systems. Check out the full PR after the break.
Show full PR text
Intel Discloses Architecture Features of Next Itanium Processor at Hot Chips 2011
Aug. 19, 2011 - Intel Corporation today revealed architecture features of the next Itanium processor codenamed Poulson. Scheduled for launch in 2012, Poulson, the most sophisticated Intel processor to date, will offer the strongest RAS features as well as the biggest leap in performance compared to previous Itanium generations.
New disclosed features:
Intel Instruction Replay Technology – New capability to enable errant instructions to be re-issued and thereby automatically recover from severe errors to help prevent system crashes and data corruptions.
In addition, Poulson adds extensive RAS protection to nearly all the major structures in the Itanium core design. This includes the Last Level Cache (LLC), Mid-level Instruction cache (MLI), Mid-level Data cache (MLD), Integer Execution Unit (IEU) and Floating Point Unit (FPU), to name a few.
Intel Hyper-Threading Technology, enhanced with dual-domain multi-threading support – new architecture enables independent front and backend pipeline execution to improve multi-thread efficiency and performance.
Major hardware investments on multi-threading include: dual threaded register files, dual threaded data side Translation buffers (TLBs), and a new fairness mechanism. Together, these additions enable the dual domain multi-threading support to significantly improve Poulson's multi-threading performance over that of the previous generation.
Intel Itanium New Instructions -- new instructions simplify common tasks and branch operations to help take future Itanium performance to the next level and to lay the foundation for the future of Itanium computing.
The above features are designed to take full advantage of the 8-core, 12-wide issue architecture by enabling the maximum amount of parallel execution, said Pauline Nist, General Manager of Mission Critical Segment at Intel. Poulson is on track for 2012 delivery and the follow-on future Kittson processor is under development.
Additional "Poulson" Highlights:
Eight high-capacity cores
54MB on-die memory (50MB SRAM)
3.1 billion transistors on 32nm process technology
33 percent higher system bandwidth improvement with higher bus speeds (QPI and SMI)
Next-generation architecture with new data and instruction pipelines, floating-point
pipeline and instruction buffers
2x max execution width vs. current architecture from 6- to 12-issue
Advances in reliability, availability and serviceability (RAS) features
Improved power management features and reduced overall socket power consumption
Pin compatibility with the current Intel Itanium 9300 Processor Series
About Intel
Intel (NASDAQ: INTC) is a world leader in computing innovation. The company designs and builds the essential technologies that serve as the foundation for the world's computing devices. Additional information about Intel is available at newsroom.intel.com and blogs.intel.com.
